<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ArticleSet PUBLIC "-//NLM//DTD PubMed 2.7//EN" "https://dtd.nlm.nih.gov/ncbi/pubmed/in/PubMed.dtd">
<ArticleSet>
<Article>
<Journal>
				<PublisherName>Computer Society of Iran</PublisherName>
				<JournalTitle>The CSI Journal on Computer Science and Engineering</JournalTitle>
				<Issn>1735-9031</Issn>
				<Volume>13</Volume>
				<Issue>1</Issue>
				<PubDate PubStatus="epublish">
					<Year>2015</Year>
					<Month>07</Month>
					<Day>01</Day>
				</PubDate>
			</Journal>
<ArticleTitle>Multi-Level Fixed-Outline Floorplanning Using Convex Optimization</ArticleTitle>
<VernacularTitle></VernacularTitle>
			<FirstPage></FirstPage>
			<LastPage></LastPage>
			<ELocationID EIdType="pii">215874</ELocationID>
			
			
			<Language>EN</Language>
<AuthorList>
<Author>
					<FirstName>Houra</FirstName>
					<LastName>Banihashem</LastName>
<Affiliation></Affiliation>

</Author>
<Author>
					<FirstName>Aminollah</FirstName>
					<LastName>Mahabadi</LastName>
<Affiliation></Affiliation>

</Author>
</AuthorList>
				<PublicationType>Journal Article</PublicationType>
		<Abstract>In this paper, we present a novel multi-level fixed-outline convex-optimization floorplanning framework with different objectives on each level of global optimization of wirelength and chip area satisfactions. We solved the framework with a multi-Pass SA-based method for accurate floorplan result generation and significant reduction of the floorplanner running time. The framework started with a clustering method try to classify the modules as a best proposed initialization of the planning for connection-length minimizing. Next, an attractorrepeller model provides the relative positions of the floorplan blocks for wire-length minimizing.  Finally, overlap-free and min deadspace floorplans are achieved in a fixed-outline with any specified percentage of whites-pace for overlapped-length minimizing. The experimental results on the standard benchmarks GSRC and MCNC demonstrate none-overlap floorplans to minimize the wirelength, deadspace and area with significant improvements of run time under complete area utilization as the number of blocks increases.</Abstract>
		<ObjectList>
			<Object Type="keyword">
			<Param Name="value">Multi-Level Floorplanning</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Fixed-Outlined</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Convex Modeling</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Simulated annealing (SA)</Param>
			</Object>
		</ObjectList>
<ArchiveCopySource DocType="pdf">https://www.csionjcse.ir/article_215874_5627c65424a55a3e1a8919bcb9c65c65.pdf</ArchiveCopySource>
</Article>
</ArticleSet>
