

**

*

*

*

**

[]

RTL

-

BIST ATPG

ATPG

/


[,]

BIST

[-]

/

()



```

e <= a + b;
f <= c * d;
g <= e + f;
  
```

(الف)

DFG(), ex1

(ب)

VHDL ()-

[,] [] BIST

[,]

[]

[, ,]

/

[, ,]

[]

f e g e ex1

SDFG

[]

LEA

[]

SDFG

LEA

LEA []

DFG []

SDFG

DFG VHDL

ex1

RTL

ex1

() : /

()

()

()

SDFG

O () DFG O

SDFG

(O.Latest) O.Earliest

()

BILBO

DPCG ()

MISR

RTL


BILBO

BIST


MISR RTPG

CBILBO

CBILBO



ex1




BILBO

DPCG

DPCG

DPCG RTL



(الف)

(ب)

DPCG (), RTL

()-

$$\sum_{c(u)=c(v)} w(u,v)$$

$c(u) \quad v \quad u$

$w(u,v)$

u

DPCG

)

(

)

(

[]

ATPG

ATPG

R2 R1

:

/

$+\infty$

[]

ATPG

ATPG

$+\infty$

BIST

BIST

()

: c_{ij} •
: n_{ij} •

ATPG

(P_{ij} - P₀)

v_j v_i

P₀

P₀ P_{ij}

(v_j v_i)

v_j v_i

v_j v_i

ATPG

2^{c_{ij}}

n_{ij}

v_j v_i

ECG

()

()

ECG

()

ECG

+W_{self}

ECG

ECG

ECG

ECG

SDFG

: /

(PO)

(PI)

$$w_{ij} = -\alpha_1 w_{co} - \alpha_2 w_{ob} + \alpha_3 (P_{ij} - P_0) + \alpha_4 2^{c_{ij}} + \alpha_5 n_{ij} + \alpha_6 w_{self} \quad ()$$

α₆ α₅ α₄ α₃ α₂ α₁

()

(PO) PI

α₄ α₃

ATPG

()

(PO) PI

α₅

PI

PO

-w_{co}

-w_{ob}

()

(PO) PI

(v_b v_j)

:

LEA

(R_b R_j)

DPCG

-w_{co}

PI

ATPG


-w_{ob}

PO

: P_{ij} •

(u, v)

()



```

Testable_Register_Allocation(){
1. min_reg = Greedy LEA
2. For each intermediate variable u add an
   edge between u and PI with specified
   weigh (-wco);
3. For each intermediate variable u add an
   edge between u and PO with specified
   weigh (-wob);
4. For all compatible variable pairs of (u, v)
   add three edges between u and v
   with weights (Puv-P0), 2cuv, nuv;
5. Add an edge with specified
   weigh (+wself) between the inputs
   and the output variables of a module;
6. Refine ECG;
7. Simulated_Annealing_Graph_Coloring(min_reg);
}

```

LEA

ex1 RTL

	a	b	c	d	e	f	g
a	0	*	*	*	-1	-1	0
b	*	0	*	*	-1	-1	0
c	*	*	0	*	-1	-1	0
d	*	*	*	0	-1	-1	0
e	-1	-1	-1	-1	0	*	0
f	-1	-1	-1	-1	*	0	0
g	0	0	0	0	0	0	0

(الف)

	a	b	c	d	e	f	g
a	0	*	*	*	0	0	-1
b	*	0	*	*	0	0	-1
c	*	*	0	*	0	0	-1
d	*	*	*	0	0	0	-1
e	0	0	0	0	0	*	-1
f	0	0	0	0	*	0	-1
g	-1	-1	-1	-1	-1	-1	0

(ب)

	a	b	c	d	e	f	g
a	0	*	*	*	+1	0	0
b	*	0	*	*	+1	0	0
c	*	*	0	*	0	+1	0
d	*	*	*	0	0	+1	0
e	+1	+1	0	0	0	*	+1
f	0	0	+1	+1	*	0	+1
g	0	0	0	0	+1	+1	0

(ج)

	a	b	c	d	e	f	g
a	0	*	*	*	0	-10	-10
b	*	0	*	*	0	-10	-10
c	*	*	0	*	-10	0	-10
d	*	*	*	0	-10	0	-10
e	0	0	-10	-10	0	*	0
f	-10	-10	0	0	*	0	0
g	-10	-10	-10	-10	0	0	0

(د)

ECG () ,

ECG () -

ECG () ,

ECG ()

HITEC

ATPG

[]

-PROOFS

R_{WCG} / R_{LEA} %

ATPG /

HITEC-PROOFS

R_{LEA}

R_{WCG}

%

%

R_{WCG}

v u

n_{uv} 2^{c_{uv}} (P_{uv} - P₀)

+w_{self}

ECG

ECG

Simulated Annealing

ex1

+3

+2 +1

LEA

M_{LEA}={(+1,3),(+2)}

+3 +1

+2

LEA

R_{LEA}={(a,e,g),(b,f),(c),(d)}

LEA

w_{self} w_{ob} w_{co}

a₁ = 10, a₂ = 10, a₃ = 0, a₄ = 0, a₅ = 0, a₆ = 10

ECG

()

ECG

)

ECG

ECG

(

R_{WCG}={(b,f,g),

WGC

(d), (c,e), (a)}

R_{WCG} R_{LEA}

RTL

(

)

()

DiffEq

DiffEq

cir1


DiffEq

Cir1

Paulin DiffEq : [] DiffEq
 real [] oven-ctrl []
 EWF [] TsengA

ATPG

ECG



WGC

ex1

RTL

ATPG

Verilog

- [1] M. C. McFarland, A. C. Parker, and R. Camposano, "Tutorial on High-Level Synthesis," *Proc. of 25th Design Automation Conf.*, pp. 330-336, California, 1988.
- [2] M. C. McFarland, A. C. Parker, and R. Camposano, "The High-Level Synthesis of Digital Systems," *Proc. of the IEEE*, vol. 78, no. 2, pp. 310-318, 1990.
- [3] M. L. Bushnell, and V. D. Agrawal, *Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits*, Kluwer Academic Publishers, 2000.
- [4] S. Dey, A. Raghunatan, and R. K. Roy, "Considering Testability During High-Level Design," *ASP DAC*, pp. 205-210, 1998.
- [5] L. J. Avra, and E.J. McCluskey, "High-level Synthesis of Testable Design: An Overview of University systems," *IEEE Intl Test Conf -Test Synthesis Seminar*, 1994.
- [6] D. Wagner, and S. Dey, "High-Level Synthesis for Testability: a Survey and Perspective", *Proc. of Design Automation Conf.*, pp.131-136, 1996.
- [7] M. Tien, and C. Lee, *High Level Test Synthesis of Digital VLSI Circuits*, Artech House Press, 1997.
- [8] S. K. Chiu, and C. Papachristou, "A Built-In Self-Testing Approach for Minimizing Hardware Overhead," *Proc. of Intl Conf. Computer Design*, pp. 282-285, 1991.

HITEC-PROOFS

ISCAS

w_{self} w_{ob} w_{co}
 α_6 α_1

ATPG

ATPG

[] PHITS

WGC


ATPG

PHITS

Circuit	Allocation Method	Module Allocation	Register Allocation	Run Time (sec)	Area (#gates)	Delay (ns)	ATPG			Fault Coverage (RTP)
							Fault Coverage	Fault Efficiency	ATPG Time (sec)	
Cir1	LEA	(* _{1,4,5}), (* _{2,3}), (- _{1,2})	R0=(u, e, u1), R1=(z, b, c), R2=(y, d), R3=(A), R4=(dz, f)	0.58	1998	8.5	71.8%	96%	235.33	62.7%
	WGC	(* _{1,4,5}), (* _{2,3}), (- _{1,2})	R0=(y), R1=(z, b, d, e, u1), R2=(a, c), R3=(dz, f), R4=(u)	0.82	1605	8.7	100%	100%	16.733	94.1%
DiffEq	LEA	(* _{1,3,5}), (* _{2,4,6}), (+ _{1,2}), (- _{1,2}), (< ₁)	R0=(u, e, u1), R1=(dz, f, y1), R2=(z, a, c, g), R3=(y), R4=(A, d), R5=(b, ctrl1), R6=(z1)	0.7	3020	9.4	85.9%	98.6%	9.267	83%
	WGC	(* _{1,3,5}), (* _{2,4,6}), (+ _{1,2}), (- _{1,2}), (< ₁)	R0=(b, ctrl1), R1=(dz, g), R2=(z1), R3=(z, a, c, f, y1), R4=(A, d, e, u1), R5=(y), R6=(u)	0.93	2628	9.2	91.3%	99.9%	8.5	87%
Paulin	LEA	(* _{1,3,5}), (* _{2,4,6}), (+ _{1,2}), (- _{1,2})	R0=(u, t6, Z), R1=(dx, t7, Y), R2=(x, t1, t4, t8), R3=(y), R4=(t2, t5), R5=(X)	0.6	2154	9.2	99.9%	99.9%	8.23	93%
	WGC	(* _{1,3,5}), (* _{2,4,6}), (+ _{1,2}), (- _{1,2})	R0=(y), R1=(x, t1, t4, t7, Y), R2=(u), R3=(X), R4=(dx, t6), R5=(t2, t5, t8, Z)	0.7	2134	8.8	100%	100%	3.7	97%
Oven-Ctrl	LEA	(+ _{1,2,3,5}), (+ ₄), (* ₁), (/ ₁), (- ₁)	R0=(Tset, TDIFF), R1=(T4, a, TERR), R2=(T1, c), R3=(T2, TAVG), R4=(T3), R5=(b, d, e)	0.4	2478	10.4	95.3%	99.6%	136.11	67.9%
	WGC	(+ _{1,2,3,5}), (+ ₄), (* ₁), (/ ₁), (- ₁)	R0=(b, d, c, e, TDIFF), R1=(T2, TAVG), R2=(Tset), R3=(T4, a, TERR), R4=(T1), R5=(T3)	0.9	2426	13.3	95.3%	99.9%	94.28	75%
Real	LEA	(* _{1,2,3,4}), (+ _{1,2,3}), (- _{1,2}), (/ ₁), (/ ₂)	R0=(b, g, h, j, X1), R1=(c, d, I, k, X2), R2=(a, l), R3=(e, f)	0.5	2870	10.9	92.6%	97%	49.65	84.2%
	WGC	(* _{1,2,3,4}), (+ _{1,2,3}), (- _{1,2}), (/ ₁), (/ ₂)	R0=(d), R1=(a, l), R2=(c, e, f, I, k, X1), R3=(b, g, h, j, X2)	0.8	2856	11.8	99.2%	100%	17.8	98%
TsengA	LEA	(* _{1,2}), (+ _{1,2}), (+ ₃), (- ₁), (/ ₁), (& ₁)	R0=(v1, b, d, W3), R1=(v2, W2), R2=(v3, a, e), R3=(v4, c, f), R4=(v5)	0.8	2127	9.4	97.3%	98.4%	13.3	84.3%
	WGC	(* _{1,2}), (+ _{1,2}), (+ ₃), (- ₁), (/ ₁), (& ₁)	R0=(v3, a), R1=(v4, b, f, W3), R2=(v5, e), R3=(v1, c, d, W2), R4=(v2)	0.95	1931	10.6	99.9%	100%	3.8	88.7%
EWF	LEA	(* _{1,2,3,4,5,6,7,8}), (+ _{1,3,5,7,8,9,11,12,14,16,18,22,25}), (+ _{2,4,6,10,15,17,19,21,23,24}), (+ _{13,20,26})	R0=(T ₂₆ , x ₁ , e, f, x ₁₀ , OUT, t ₃₉), R1=(IN, x ₁₃ , k, t ₂), R2=(T ₂ , a, x ₇ , h, x ₁₅), R3=(T ₁₃ , x ₁₄ , t ₁₃), R4=(T ₃₈ , t ₁₈), R5=(X ₁₅ , t ₃₈ , b, x ₅ , x ₉ , x ₄ , x ₈ , x ₁₁ , x ₁₆), R6=(K, t ₃₃ , g, t ₂₆), R7=(t ₃₉ , j), R8=(T ₁₈), R9=(x ₃ , x ₂ , x ₆ , c), R10=(d, x ₁₂)	2.3	5107	20.18	93%	96%	349	81%
	WGC	(* _{1,2,3,4,5,6,7,8}), (+ _{1,3,5,7,8,9,11,12,14,16,18,22,25}), (+ _{2,4,6,10,15,17,19,21,23,24}), (+ _{13,20,26})	R0=(t ₂ , g, c), R1=(t ₂₆ , x ₃ , f), R2=(t ₁₃ , x ₂ , d, x ₇ , j), R3=(x ₁₅ , t ₃₃ , x ₁ , e, x ₄ , x ₆ , x ₅ , x ₁₂ , h), R4=(a, x ₈ , x ₁₁ , x ₁₃ , OUT), R5=(k, b, x ₁₀), R6=(t ₁₈), R7=(t ₃₈), R8=(t ₃₉ , x ₁₄), R9=(IN, x ₁₆), R10=(x ₉)	9.6	4876	24.5	95.3%	97%	278	84%

WGC PHITS

Circuit	Allocation Method	ATPG Time (sec)	Fault Coverage
Cir1	PHITS	94.2	98.69%
	WGC	2.1	100%
DiffEq	PHITS	709	99.78%
	WGC	2.3	96.7%
Oven-Ctrl	PHITS	665.3	93.98%
	WGC	2.38	99.7
Real	PHITS	399.5	97.96%
	WGC	2.65	98%
TsengA	PHITS	426.8	99.21%
	WGC	1.3	100%



ATPG

[14] F. F. Hsu, and J. H. Patel, "High-Level Variable Selection for Partial-Scan Implementation," *Proc. of the IEEE Intl Conf. on Computer Aided Design*, pp. 79-84, 1998.

[15] M.L. Flottes, R. Pires, B. Rouzeyre, and L. Volpe, "Scanning Data Paths: A Fast and Effective Partial Scan Technique," *Proc. of DATE*, pp. 158-165, 1998.

[16] H. C. Tsai, K. T. Cheng, and S. Bhawmik, "On Improving Test Quality of Scan-based BIST," *IEEE Trans. On CAD*, vol. 19, no. 8, pp. 928-938, 2000.

[17] S. Ravi, G. Lakshminarayana, and N. K. Jha, "TAO: Regular Expression Based Register-transfer Level Testability Analysis and Optimization," *IEEE Trans. On VLSI Systems*, vol. 9, pp 824-832, Dec. 2001.

[18] D. Xiang and H. Fujiwara, "Handling the Pin Overhead Problem of DFTs for High-quality and At-speed Test," *IEEE Trans. On CAD*, vol. 21, no. 9, pp. 1105-1113, 2002.

[9] L. Avra, "Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths," *Proc. of Intl Test Conf.*, pp. 463-471, 1991.

[10] S. Dey, M. Potkonjak, and R. K. Roy, "Exploiting Hardware Sharing in High-Level Synthesis for Partial Scan Optimization," *Proc. of the IEEE Intl Conf. on Computer Aided Design*, pp. 20-25, 1993.

[11] A. Majumdar, K. Saluja, and R. Jain, "Incorporating Testability Considerations in High-Level Synthesis," *Proc. of Intl Symp. Fault-Tolerant Computers*, pp. 272-279, 1992.

[12] T. Lee, N.K. Jha, and W.H. Wolf, "Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments," *Proc. of Design Automation Conf.*, pp. 292-297, 1993.

[13] J. Steensma, F. Cattoor, and H.D. Man, "Test of high Throughput Data Paths with Symbolic Controllability and Observability Descriptions," *In Proc. of 6th Workshop New Directions for Testing*, pp 67-76, 1992.

- ²⁶ Multiple-Input Signature Register
- ²⁷ Self-Adjacent
- ²⁸ Concurrent BILBO
- ²⁹ Extended Conflict Graph (ECG)
- ³⁰ Structural Constraint
- ³¹ Scan Path
- ³² Force-Directed Scheduling
- ³³ Benchmark
- ³⁴ Fault Efficiency
- ³⁵ Aborted Faults
- ³⁶ Data-Path Synthesis



safari@ mehr.sharif.edu



jahangir@sharif.edu



hadi@cad.ece.ut.ac.ir

- [19] T. Yang, and Z. Peng, "An Efficient Algorithm to Integrated Scheduling and Allocation in High-Level Test Synthesis," *Proc. of DATE*, pp. 74-81, 1998.
- [20] R. Camposano, and W. Rosenstiel, "Synthesizing Circuits from Behavioral Descriptions," *IEEE Trans. on CAD/ICAS*, vol. 8, no. 2, pp. 171-180 1989.
- [21] A. Hashimoto, and J. Stevens, "Wire Routing by Channel Assignment within Large Apertures," *Proc. of Design Automation Workshop*, pp. 155-169, 1971.
- [22] F. J. Kurdahi, and A.C. Parker, "REAL: A Program for Register Allocation," *Proc. of Design Automation Conf.*, pp. 210-215, 1987.
- [23] A. Steininger, "Testing and Built-In Self-Test – A Survey," *Journal of Systems Architecture*, vol. 46, pp. 721-747, 2000.
- [24] T. Niermann, and J. H. Patel, "HITEC: A Test Generation Package for Sequential Circuits," *Proc. of the European Conf. on Design Automation*, pp. 214-218, 1992.
- [25] P.G. Paulin, J.P. Knight, and E.F. Girczyc, "HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis," *Proc. of Design Automation Conf.*, pp. 263-270, 1989.
- [26] E. F. Girczyc, R. J. Buhr, and J. P. Knight, "Application of a Subset of ADA as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation," *IEEE Trans. on Computer Aided Design*, vol. 4, pp. 134-142, 1985.
- [27] C. J. Tseng, and D. P. Siewiorek, "Automated Synthesis of Data-Paths in Digital Systems," *IEEE Trans. on Computer Aided Design*, vol. 5, pp. 379-395, 1986.

-
- ¹ CAD Tool
 - ² Behavioral Synthesis Tool
 - ³ Register Transfer Level (RTL)
 - ⁴ Behavioral Testable Synthesis
 - ⁵ Automatic Test Pattern Generation
 - ⁶ Built-In Self Test
 - ⁷ Sequential Depth
 - ⁸ Sequential Loop
 - ⁹ Controllability/Observability
 - ¹⁰ Self-Loop
 - ¹¹ Hard to Test
 - ¹² Data Flow Graph (DFG)
 - ¹³ Scheduled Data Flow Graph
 - ¹⁴ Left-Edge Algorithm
 - ¹⁵ Clique Partitioning
 - ¹⁶ Graph Coloring
 - ¹⁷ Compatibility Graph
 - ¹⁸ Conflict Graph
 - ¹⁹ Primary Input (PI)
 - ²⁰ Primary Output (PO)
 - ²¹ Data Path Circuit Graph (DPCG)
 - ²² Non-Self-Loop
 - ²³ Built-In Logic Block Observer
 - ²⁴ Serial Scan In/Out
 - ²⁵ Random Test Pattern Generation (RTPG)

SOC

()
